Divide and Conquer with Hierarchical Physical Design By Dave Balhiser and Frank Baszler "Structured custom" approach is a way to manage large ASICs

Hopper Hierarchical Flow Improves Turnaround in Physical Design of Large IC By Paul Rodman In-house flow enabled 30-million transistor graphics chip. Creative Software Engineers Tackle Rapid Development of Audio Processor Hardware By Michael P. Songy Handel-C easil handled the design of hardware audio processor Functionality Support in HDLs By Larry Saunders and Yuri Tatarnikov A simple bi-directional pass gate can present surprising complexities. Design Time is Reduced When Emulating a 5-Million Gate-Equivalent ASIC By Terry Thomas Chrysalis takes Axis' emulation capability to task. Energy Consumption Looms Large in Choosing Flash for Portable Applications By Jim Handy Knowing your energy levels leads to right decision Compensation is Critical in Fitting Analog Pressure Sensors to the Application By Kais Mnif Measurement errors need to be reined in Libraries with Scalable Polynomial Delay Model Improve Modeling Accuracy By Mehmet A. Cirit SPDM beats NLDM for deep-submicron models. Torn From Pages of the Past, Tools for DSP-Centric Design Reflect EDA 'Wild West' Days By Steven E. Schulz Tools for DSP-centric design reflect EDA "wild west" days

Working Papers By Ron Wilson SoC team developed a novel hierarchical methodology Editorial By Ron Wilson The Many Facets of System Partitioning Viewpoint By Tom Daspit The Ever-Elusive Design Closure

Advertiser Index Feedback

Send electronic versions of press releases to news@isdmag.com
For more information about isdmag.com e-mail webmaster@isdmag.com
Comments on our editorial are welcome.
Copyright © 2001 Integrated System Design Magazine